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Abstract 
This paper gives the information regarding different methodology for modular multiplication with 
the modification of Montgomery algorithm. Montgomery multiplier proved to be more efficient 
multiplier which replaces division by the modulus with series of shifting by a number and an 
adder block. For larger number of bits, Modular multiplication takes more time to compute and 
also takes more area of the chip. Different methods ensure more speed and less chip size of the 
system. The speed of the multiplier is decided by the multiplier. Here three modified Montgomery 
algorithm discussed with their output compared with each other. The three methods are  Iterative 
architecture, Montgomery multiplier for faster Cryptography and Vedic multipliers used in 
Montgomery algorithm for multiplication.Here three boards have been used for the analysis and 
they are Altera DE2-70, FPGA board Virtex 6 and Kintex 7. 
Keywords: Montgomery algorithm, Modular multiplication (MM), Montgomery Modular 
Multiplication (MMM), Cryptography, Cryptography, cryptosystem, Urdhawa Tiryagbhayam 
Sutra and Montgomery Core. 
1. Introduction 
It requires advanced knowledge of theoretical computer science, number theory, algebra and 
combinational mathematics for evaluation and design of cryptosystem. There is always a need for 
the high speed implementation of the cryptosystem. Such example of cryptosystem is the Diffie-
Hellman, RSA public key exchange cryptography. There are several issues which should be kept 
in mind while designing cryptosystem such as speed, security, key length and implementing 
board.  For key exchange operation there is a need of modular operation which involves addition, 
multiplication and exponentiation and takes more time and implementation area. So for deducting 
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such issues, Montgomery modular multiplication has been used for large integer numbers.  Now a 
day, in public key cryptography the key length is usually of the size of 1024 to 2048 bits. The 
poor timing characteristics can be utilized by the attackers to discover the entire private secret 
key. This issue forces developers to implement high-speed and space efficient algorithms. 
In cryptosystem like Diffie-Hellman and RSA, calculating A.B mod p is very important operation 
and the computation of such operation takes more clock cycle as well as more chip area. 
Therefore, we go for reduction operation such as MMM [1].  
Algorithm:Radix-2 MMM 
Inputs: P, A, B ( n bits each), where  B and A are less than P 
r  = 2; both M and r are prime to each other  
R= r
n 
; 
P’=-P-1 mod r. 
Output: C=A.B.R
-1
 mod P 
C=0; 
For (i=0; i<n; i++) 
T= (C0 + A0.Bi).P’ mod r 
C= (C + A.Bi + P.T)/r 
End 
If C>P  
Then C=C-P 
End 
Return  C 
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In this paper, the MMM algorithm has been discussed in different stages. Section 1 explains [2] 
Iterative architecture, section 2 explains [3] Montgomery multiplier for faster Cryptography and 
section 3 explains [4] Vedic multipliers used in Montgomery algorithm for multiplication. 
2 .Iterative architecture 
There are input-output limitations on DE2-70 board. It have  only 475 I/O pin but for 2048-bits 
data path ,the modulo multiplications are designed. For overcoming such problem in designing of 
system, SIPO and PISO has been realized [2]. The 64-bits input are partitioned to the top level of 
the design and sent in serial with LSB first. The combinations of the partition which are 64-bits 
wide are the output of SIPO modules. The module containing PISO perform the opposite to the 
module containing SIPO. 
The figures 1, 2 and 3 shows the Montgomery Multiplier core which consists of adders and 
multiplexers. Inside the Montgomery Core, the input results are processed in repetitive way. 
 
Figure -1 Block diagram(Top Level) 
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 Figure -2 Montgomery Core (RTL) 
 
 
Figure -3 Montgomery Cell (RTL) 
 
The controller generates proper control signals based on counter which will control the iteration 
processes. It generate control signals to show the SIPO and PISO modules  I/Os. Using verilog 
HDL, the hardware is implemented. It requires 2048 clock cycles for generate  parallel inputs to 
parallel output. Therefore, the time taken by the design is 2048 cycles and uses 17540 LEs , 
which utilizes 25.63% of total LEs in Altera DE2-70. 
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Advantages 
For comparing the performance of this system with the other existing designs Area Time Square 
(AT
2
)  is calculated .The slices of the design is represented by LUT obtained from synthesized 
process. This design only use 15840 LUT and needs only 2048 clock cycles to complete the MM. 
This design implementation based on AT
2
 parameter, in the target FPGA which is Altera DE2-70 
provides good result among other existing system. 
 
                  Table 1. Performance comparison based on AT
2
 parameter 
     Area Occupied    Total  Clock cycle 
(T) 
       AT
2 
15480 LUTs, 2060 
Reg,17540 Les 
2048 clock cycle     7.35 x 10
10 
                 
 
3. Montgomery multiplier for faster Cryptography 
In [3] 32-bit implementation of a faster Montgomery algorithm for performing modular 
multiplication. Basically this method is based on the method proposed by Montgomery for 
modular multiplication and shows good results compared to the existing methods. 
Methodology for Faster Montgomery Multiplier 
For hardware implementation, reducing the chip area is the motivation behind this optimized 
algorithm. There is possibility to implement this method is by pre-compute four  values to add the 
intermediate output. 
Algorithm:  Faster Montgomery Multiplier 
Inputs: A’,B’,P           (0< A’ ,B’< P) each having n-bits. 
Output: (A’*B’(2n)-1) mod M 
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ai:i
th
bit of A’; 
K0: last significant bit of  K; 
M0: last significant bit of M; 
B’0: last significant bit  of B’; 
R=B’+P; 
Initialize K0= M0= 0; 
For(i=0; i<n; i++)  
{  
If ((K0=M0) && ! ai) then I=0; 
if((K0!=M0) && !ai) then I=M; 
if (!(K0^M0^B0) && ai)  then I=Y; 
if ((K0^M0^B0) && ai)  then I=R; 
K and M=K+M+I; 
K=K>>1; M=M>>1; 
Output =K+M; 
If(Output > P) then Output=Output-P; 
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3.1 Design Evaluation 
The result shows that Faster Montgomery multiplier consumes less power and less area. 
Table 2 Shows the delay analysis of MM and faster MM using Xilinx 14.2 
       Multiplier                                              Area          Delay 
 slice register 
used 
 LUTs  Bonded 
IOBs 
 
Normal 
Montgomery 
Multiplier 
69 270 195 41.702ns 
 
 
Faster 
Montgomery 
Multiplier 
81 227 131 32.55 ns 
 
3.2 Simulation Results
 
Figure 4: Simulation result for faster Montgomery Multiplier using Xilinx 14.2 
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Advantages  
Since the possible values are already stored in a LUT, it will reduce the number of necessary 
additions. A simple structure method requires very less amount of computational time.Also, here 
power consumption is less. 
4. Vedic multipliers 
In [4] Vedic multiplication is used for the multiplier architecture. Basically there are three steps 
for Montgomery modular multiplication. 
1. Converting the operands into Montgomery domain. 
2. Multiplication of the operands. 
3. Converting the result back into integer form. 
Since the speed of the system depends on the multiplier and adders used in the system, Vedic 
Multiplier is used as the multiplier architecture which is considered as the faster multiplier than 
booth multiplier and array multiplier. In [5] a high speed 16x16 multiplier is designed by using 
Urdhawa Tiryagbhayam Sutra. This method helps in reduction of design architecture in the 
processor by generating the partial products and sums in one step. Figure 5 depicts the flow chart 
for multiplicative inverse which explain the below methodology. 
4.1 Methodology 
4.1.1 Steps 
1. Conversion of integer form to Montgomery domain 
G(K)=(K*r) %N; 
G(M)=(M*r) %N; 
2.Multiplication  
Z=G(M)*G(K)*r-1%N; 
3. Transform the result back to the integer form 
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W=G-1(Z)W=Z*R-1%N; 
4.1.2  R computation 
R should be in the form of 2
k
 and should be greater than the prime number p. Consider a variable 
Temp and shift right simultaneously with the prime number shift left till the MSB of the prime 
number becomes one. And all these operations are put inside the loop.At the end of the loop 
Temp holds the value of r=2
k
. 
4.1.3 Extended Euclid’s algorithm can be used for calculating the inverse, where u x u-1=1 mod 
m. 
 
Figure 5: Flow Chart for multiplicative inverse 
4.1.4 Division with the help of subtracts and shift method 
The following is the steps: 
1. Initialize quotient equal to zero. 
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2. For both the dividend and divisor align the left most digits. 
3. If the left part of divisor is smaller that dividend 
i. Subtract divisor with that part of the dividend. 
ii. Add 1 to the LSB of dividend. 
4. Repeat the above process till the number that is half the number of bits in the numerator. 
5. Shift the dividend right. 
6. Left part gives the quotient and right part gives the remainder. 
3.2 Device Utilization 
FPGA board (Virtex 6) is used for synthesis analysis: 
Table 3. Device Utilization on Virtex 6 for 16 bit for exponentiation using Montgomery 
Modular multiplication. 
Utilization  Area occupied Total  Area  Utilization(%) 
slice registers 0 93.120 0 
LUTs 33.222 46.560 71 
Number of  occupied slices 10.603 11,640 91 
Number of bonded IOBs 79 240 32 
 
Table 4.Device Utilization on Virtex 6 for 16 bit for Montgomery Modular multiplication. 
UTILIZATION Area occupied Total Area Utilization(%) 
 Slice Registers 291                
126800 
0 
LUTs 3246 63400 5 
LUT-FF pairs 218 3319 6 
Bonded IOBs 65 210 30 
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Advantages 
An efficient Multiplier block is implemented using Urdhawa Tiryagbhyam Vedic multiplier 
which replaces encoder multiplier.It also replaces trial division by the modulus with a number of 
divisions and additions by a power of 2. 
5. Contributions 
Here Diffie-Hellman key exchange cryptosystem for prime field have been synthesized for 512 
bits in a kintex 7 board. It took 512 clock cycles to complete the process. Extra modular 
operations have to be done to remove the R
-1
 from the whole term which is A.B.R
-1
 mod p. For 
removing R
-1 
from the output 512 bits register is used whose all bits are zero except the MSB bit. 
That is shifting one to the left side 512 times. That register is then multiplied with the output of 
the MMM and a modular operation is done to get A.B mod p. This implementation is proved to 
be efficient compared to the other methods like booth multiplier. In booth multiplier the chip area 
consumed is more and also the clock cycle will be more [6]. 
Following figures, Figure 6 and Figure 7 show the simulation results and also the synthesized 
results of the Montgomery modular multiplication. 
 
Figure 6: Simulation result for 512 bits for Montgomery modular multiplier 
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 Figure 7: Utilization of the 512 bits Montgomery modular multiplier 
6. Conclusion 
Montgomery Modular multiplier proved to be efficient in the case of area as well as timing 
constraints. But one more operation of multiplication and modular operation have to be done. In 
the parallel operation, for every Montgomery modular multiplier there is additional operation for 
multiplication and modular operation, which can be avoided by pre-computing R
n*M
 mod p where 
M is the number of multiplier required and storing that value in a register. This will reduce the 
clock cycle as well as area in the chip. 
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